NetBSD Problem Report #50596

From www@NetBSD.org  Mon Dec 28 18:15:01 2015
Return-Path: <www@NetBSD.org>
Received: from mail.netbsd.org (mail.NetBSD.org [199.233.217.200])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(Client CN "mail.netbsd.org", Issuer "Postmaster NetBSD.org" (verified OK))
	by mollari.NetBSD.org (Postfix) with ESMTPS id 01FDC7A227
	for <gnats-bugs@gnats.NetBSD.org>; Mon, 28 Dec 2015 18:15:01 +0000 (UTC)
Message-Id: <20151228181450.157317ACC9@mollari.NetBSD.org>
Date: Mon, 28 Dec 2015 18:14:50 +0000 (UTC)
From: frank.zerangue@gmail.com
Reply-To: frank.zerangue@gmail.com
To: gnats-bugs@NetBSD.org
Subject: CPU_ID_ARM1136JS r0p4 does not support feature registers
X-Send-Pr-Version: www-1.0

>Number:         50596
>Category:       port-arm32
>Synopsis:       CPU_ID_ARM1136JS r0p4 does not support feature registers
>Confidential:   no
>Severity:       serious
>Priority:       medium
>Responsible:    port-arm32-maintainer
>State:          closed
>Class:          sw-bug
>Submitter-Id:   net
>Arrival-Date:   Mon Dec 28 18:20:00 +0000 2015
>Closed-Date:    Tue Jul 06 08:35:00 +0000 2021
>Last-Modified:  Tue Jul 06 08:35:02 +0000 2021
>Originator:     Frank Zerangue
>Release:        NetBSD-7.0
>Organization:
>Environment:
Darwin Franks-Mac-Pro-3.local 14.5.0 Darwin Kernel Version 14.5.0: Wed Jul 29 02:26:53 PDT 2015; root:xnu-2782.40.9~1/RELEASE_X86_64 x86_64
>Description:
arm/include/arm/armreg.: macro CPU_ID_ARM11_P(id)
arm/arm32/cpu.c: function identify_arm_cpu()

if (CPU_ID_CORTEX_P(arm_cpuid) 
|| CPU_ID_ARM11_P(arm_cpuid) 
|| CPU_ID_MV88SV58XX_P(arm_cpuid)) {
		identify_features(dv);
}

CPU_ID_ARM11_P(arm_cpuid) is TRUE for arm_cpuid = CPU_ID_ARM1136JS, as is the case for IMX31 arm11 core r0p4, but this core does not support armreg_isar0..5 used in function identify_features().
>How-To-Repeat:

>Fix:

>Release-Note:

>Audit-Trail:

State-Changed-From-To: open->closed
State-Changed-By: skrll@NetBSD.org
State-Changed-When: Tue, 06 Jul 2021 08:35:00 +0000
State-Changed-Why:
Fix applied


From: "Nick Hudson" <skrll@netbsd.org>
To: gnats-bugs@gnats.NetBSD.org
Cc: 
Subject: PR/50596 CVS commit: src/sys/arch/arm/arm32
Date: Tue, 6 Jul 2021 08:34:28 +0000

 Module Name:	src
 Committed By:	skrll
 Date:		Tue Jul  6 08:34:28 UTC 2021

 Modified Files:
 	src/sys/arch/arm/arm32: cpu.c

 Log Message:
 Assume all ARM11[37]6 r0 variants are missing ISAR and friends.  This is
 certainly the case for r0 variants I could find TRMs for.

 PR/50596 CPU_ID_ARM1136JS r0p4 does not support feature registers


 To generate a diff of this commit:
 cvs rdiff -u -r1.147 -r1.148 src/sys/arch/arm/arm32/cpu.c

 Please note that diffs are not public domain; they are subject to the
 copyright notices on the relevant files.

>Unformatted:

Home	PR Database Search